
XMOS

XVF3510-QF60-C FAR-FIELD VOICE PROCESSOR

VOCALFUSION[™] DATASHEET

FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS

- Smart TVs
- Set-top boxes
- TV accessories

TWO-MICROPHONE FAR-FIELD VOICE PROCESSOR

- 2 microphone PDM interface
- Digital signal processing algorithms
 - Stereo Acoustic Echo Cancellation of the audio output supporting 150ms echo tail length
 - Automatic Delay Estimator for audio synchronisation
 - Interference Canceller for suppression of point noise sources
 - Stationary Noise Suppressor
 - 2ch programmable Automatic Gain Control
 - Independent speech recognitionand voice communications channels
- Audio interfaces
 - High speed USB2.0 compliant device supporting USB Audio Class 1.0 at 48kHz sample rate
 - I2S audio interface, 48kHz sample rate
- System control interfaces
 - I2C serial
 - USB
- Reference audio signal for Acoustic Echo Cancellation via USB or I2S
- Fast QSPI boot from flash, or SPI boot from host processor
- 7mm x 7mm 60pin QFN package
- Typical power consumption
 - I2S 400mW
 - USB 500mW

XMOS

CONTENTS

1.	XVF3510 audio processing pipeline	3
2.	Example application	4
З.	Pin diagram	5
	3.1 Signal description	6
4.	Device interfaces	9
	4.1 USB	9
	4.2 I2S	10
	4.3 I2C	10
	4.4 PDM	10
	4.5 QSPI	11
	4.6 SPI	12
5.	Delay estimation	13
6.	Device operation	14
	6.1 Power connections	14
	6.2 Clocks	15
	6.3 Reset	15
	6.4 Boot modes	15
	6.5 Integrated USB PHY	16
7.	JTAG and XMOS system debug	18
	7.1 JTAG module	
	7.2 XMOS system debug	
8.	Package information	
	8.1 Part marking	21
	8.2 Part ordering	21
9.	Electrical characteristics	22
	9.1 Absolute maximum ratings	
	9.2 Operating conditions	
	9.3 DC characteristics	
	9.4 ESD stress voltage	
	9.5 Reset timing	24
	9.6 Power consumption	24
	9.7 Clock	
	9.8 JTAG timing	25
10.	XVF3510 checklists	26
	10.1 Schematics design check list	26
	10.2 PCB layout design check list	
	Further information	
12.	Revision history	29

1. XVF3510 AUDIO PROCESSING PIPELINE




Figure 1: XVF3510 block diagram

The XVF3510 audio processing pipeline takes inputs from a pair of MEMS PDM microphones and processes them to create audio streams suitable for use in Automatic Speech Recognition (ASR) and voice communications applications. The captured audio stream is enhanced by a set of complimentary signal enhancement and noise reduction processes:

- Acoustic Echo Cancellation (AEC): enables the XVF3510 to detect voice signals in the presence of high volume stereo audio from the product in which it is integrated. Microphone audio inputs are converted to PCM and then passed directly to an AEC unit. This unit takes a stereo reference signal that is the audio being output by the product and evaluates the four echo characteristics of the room separately from the left and right speakers to the left and right microphones. The echo canceller continuously removes these echoes from the microphone audio input and adapts to changes in the room characteristics created by normal events such as people moving about in the room. The Automatic Delay Estimation Control (ADEC) synchronizes reference audio input to the microphone audio for optimum device performance.
- Interference Cancellation (IC): suppresses static point noise sources such as cooker hoods, washing machines, or entertainment devices such as radios for which there is no reference audio signal available. When the Voice Activity Detector (VAD) indicates that voice is not present, the IC adapts to remove point noise sources in the environment. Adaptation is supended when speech is detected..
- Noise Suppression (NS): suppresses stationary diffuse noise sources (i.e. noise sources with frequency characteristics that do not change rapidly over time).
- Automatic Gain Control (AGC): tunes separate AGC channels for Automatic Speech Recognition (ASR) and communications optimal output. The VAD is used to prevent amplitude changes in the ASR output channel during speech to improve the speech recongition performance.

2. EXAMPLE APPLICATION

Figure 2 shows the essential components and signals for an XVF3510 QSPI-based design.




Figure 2: XVF3510 example apllication diagram

For details on SPI-based designs see Section 4.6.

3. PIN DIAGRAM




Figure 3: XVF3510 pin diagram

Figure 3 shows the pinout of the XVF3510 including all optional interfaces. Pins marked RESVD are internally connected and should remain unconnected.

3.1 SIGNAL DESCRIPTION

This section lists the signals available on the XVF3510-QF60-C device. All pins have a high resistance pull down unless otherwise noted.

Name	Description	Pin	I/O
QSPI_CS_N	QSPI Chip Select. This pin should be pulled high externally to the device using a 4.7k ohm resistor.	12	I/O
QSPI_D0	QSPI Data Line 0	17	I/O
QSPI_D1 / BOOTSEL	QSPI_D1 / BOOTSEL QSPI Data Line 1 and boot selection. If this pin is tied high via a 4.7k ohm resistor on startup, the device will start in SPI slave boot mode. If the pin is left floating, pulled low or connected to a quad SPI D1 pin, the device will start in QSPI master mode and attempt to boot from a local QSPI flash memory.		I/O
QSPI_D2	QSPI Data Line 2	19	I/O
QSPI_D3	QSPI Data Line 3	21	I/O
QSPI_CLK/SPI_CLK	QSPI Clock and SPI Clock	13	I/O
SPI_CS_N	SPI_CS_N SPI Chip Select. This pin should be pulled high externally to the device using a 4.7k ohm resistor.		1
SPI_MOSI SPI Master Out Slave In		16	I
SPI_MISO	SPI_MISO SPI Master In Slave Out		0
MIC_DATA Mic array data. Two standard PDM MEMS microphones should be connected to the MIC_DATA pins, setting one microphone to be left (output on rising edge of clock) and the other right (rising on the falling edge of clock). Pin 43 and Pin 31 are connected to the same trace on the PCB. This trace is routed to two pins.		31 43	I
MIC_CLK	Mic array clock. This 3.072MHz clock output drives the data capture from the PDM microphones.	41	0
RST_N	Device reset - active low. This pin has a Schmitt trigger input and an internal weak pull up resistor.	55	1
CLK	CLK PLL reference clock. This input pin has a Schmitt trigger input. A 24MHz reference clock must be provided to this pin.		
MCLK_IN	I2S master clock. When I2S connectivity is used, a 24.576MHz clock signal	40	1
MCLK_INOUT	synchronised with the I2S_BLCK must be provided to allow microphone data processing to be fully matched to the host processor data rate.	39	I/O
	These pins must be connected to MCLK_INOUT outside the device.		

Table 1: Boot pins

Name	Description	Pin	I/O
PLL_AVDD	VDD PLL analog power. This 1.0V (nominal) supply should be separated from the other supplies at the same voltage by a low pass filter.		
		27	
VDD	Digital core power. 1.0V (nominal)	8 11 20 29 38 48 53	
VDDIOL	Digital I/O power (left)	4 14	
VDDIOR	Digital I/O power (right)	33 42	
OTP_VCC	OTP power	51	
USB_VDD33	USB tile analog power	22	
GND	Ground	61 (Paddle)	

Table 2: Power pins - pins that must all be connected regardless of the boot image used

Table 3: USB pins - pins that must be connected for products that use the USB interface

Name	Description		I/O
USB_DP	USB positive data line 24		I/O
USB_DN	SB_DN USB negative data line		I/O
USB_RTUNE	JSB_RTUNE USB tuning resistor. Connect a 43.2 ohm resistor to ground		1
USB_VBUS			I

Table 4: I2S pins - pins that must be connected when using the I2S Slave interface

Name	Description	Pin	I/O
I2S_DOUT	2S_DOUT I2S data out. Processed audio output from the microphones is passed to the host processor during the left channel phases of the I2S communication. The right channel output is undefined in this release but reserved for future use. Signals observed on this output should be ignored.		0
I2S_DIN	The host processor passes stereo reference audio signals to the device on this pin.	2	1
I2S_LRCK	S_LRCK I2S left-right clock.		1
I2S_BCLK			1
I2C_SCL	2C_SCL I2C serial clock line		
I2C_SDA	2C_SDA I2C serial data line		I/O

Table 5: JTAG pins

Name	Description	Pin	I/O
TDO	JTAG Test data output. This pin has a weak pull down resistor applied during and after reset until the device has booted.	60	0
TDI	JTAG Test data input. This pin has a weak pull up resistor applied during and after reset until the device has booted.	59	
TMS	IS JTAG Test mode select. This pin has a weak pull up resistor applied during and after reset until the device has booted.		
ТСК	JTAG Test clock. This pin has a Schmitt tigger input and a weak pull down resistor applied during and after reset until the device has booted.	58	

Table 6: XMOS link pins - for advanced debug applications

Name	Description	Pin	I/O
XL_DN1 XMOS link, downlink bit 1. See Section 7.2 for connection details. 6		6	I/O
XL_DN0	XMOS link, downlink bit 0. See Section 7.2 for connection details.	7	1/O
XL_UP0	XMOS link, uplink bit 0. See Section 7.2 for connection details.	9	1/O
XL_UP1	XMOS link, uplink bit 1. See Section 7.2 for connection details.	10	I/O

Table 7: Other pins

Name	Description	Pin	I/O
RESVD	Pin reserved for future use. Do not connect or short together.	30 31 32 34 35 36 37 44 45 46 47 49	

4. DEVICE INTERFACES

During operation of a typical product, the XVF3510 is connected either directly to an applications processor within the product or remotely to a device with general purpose compute capability. The connections required are:

- Processed microphone output.
- Stereo reference audio input if the product plays audio through speakers.
- A control interface if the system requires it.

These connections are provided by USB, I2S and I2C interfaces, shown in Table 8.

Configuration	Audio Out	Control	Reference	Notes
USB Adaptive	USB	USB	USB	Pins 1, 2, 3, 5, 52, 54 are not used and should not be connected
I2S Slave	125	12C	125	Pins 24, 25, 26 are not used and should not be connected. USB power pins (22, 27) should still be connected to the appropriate power supply.
USB / 12S	USB	USB	12S	Pins 1, 52, 54 are not used and should not be connected

Table 8: XVF3510 configurations

Each configuration is provided by a separate firmware image, available to registered users on the XMOS website.

4.1 USB

USB Audio Class 1 is used to deliver stereo reference audio to the XVF3510, processed voice audio to the host processor and as a control interface. In this mode the adaptive USB Audio endpointis used to generate an MCLK synchronised to the USB host. This is driven out of MCLK_INOUT which must be connected to MCLK_IN via a PCB trace outside the device. Table 8 shows the signals required if USB is used to power the XVF3510 and implement a USB-device:

Name	Description
USB_DP	Connect to USB connector
USB_DN Connect to USB connector	
USB_RTUNE	An external resistor of 43.2 ohm (1% tolerance) should connect USB_RTUNE to ground, as close as possible to the device.
USB_VBUS	Do not connect. A 2.2 uF capacitor to ground is required on the VBUS pin of the connector. A ferrite bead may be used to reduce HF noise.
USB_VDD	1V0 digital supply. This 1V0 (nominal) supply may be powered directly by the same regulator used to power VDD. USB_VDD is required even if the USB interface is not used.
USB_VDD33	3V3 analogue supply to the USB-PHY. USB_VDD33 is required even if the USB interface is not used.

Table 9: USB connections

The XVF3510 firmware only supports bus-powered USB implementations. If you want to add a self-powered USB device into your design, please contact XMOS for further details.

See Section 6.5 for details on the integrated USB PHY.

9



4.2 I2S

The XVF3510 acts as an I2S slave receiving reference audio signals from a host via I2S input and providing processed audio output to the host via an I2S output. This bidirectional flow of audio samples must be synchronised to a single set of I2S clocks, see Table 10.

Table 10: I2S signals

Signal	Description	Comment
MCLK_IN	Master clock	24.576MHz clock signal
I2S_BCLK	I2S bit synchronisation clock	3.072MHz clock derived as MCLK/8
I2S_LRCK	I2S sample synchronisation clock	48kHz clock derived as BLCK/64.

The I2S audio samples are transmitted serially with a 1 I2S_BCLK delay between the change of I2S_LRCK phase and the start (MSB) of the audio sample for that channel. This the standard alignment for I2S systems.

4.3 I2C

I2C is used as a control interface. The device I2C address is set to 0x2C.

Known Issue: I2C commands will not always be processed if the device is booted as an I2S slave but there are no I2S clocks running. To ensure an I2S clock is running simply record or play audio from the device.

Table 11: I2C signals

Signal Description		Comment
I2C_SCL	I2C serial clock line	
I2C_SDA	I2C serial data line	

4.4 PDM

The XVF3510 is connected to a pair of PDM microphones via a shared data line and a microphone clock signal. Both MIC_DATA pins must be connected. The data input makes use of the left and right channel output capability of standard MEMS microphones. In most microphone products the Left/Right selection pin is tied high for one microphone and low for the other microphone. The XVF3510 reads one microphone on the positive going edge of the microphone clock and the other microphone on the negative going edge of the microphone clock.

The XVF3510 outputs a microphone clock at 3.072MHz, which is fed directly to both microphones. This signal must be used to clock the microphone PDM output to avoid undefined artifacts in the processed audio stream.

Microphones should be placed in the system with a 71mm separation and connected to the product casing in such a way that the audio path to each microphone from outside the product is independent. Contact XMOS for details of other microphone separations.

4.5 QSPI

If set to boot from QSPI master, the XVF3510 enables the six QSPI pins (see Table 1) and drives the QSPI clock. A READ command is issued with a 24-bit address 0x000000.

Signal	Description	Comment
QSPI_CS_N	QSPI Chip Select.	Pull high externally to the device using a 4.7k ohm resistor.
QSPI_DO	QSPI Data Line 0	
QSPI_D1 / BOOTSEL	QSPI Data Line 1 and boot selection.	If pin is tied high via a 4.7k ohm resistor on startup, the device will start in SPI slave boot mode. If the pin is left floating, pulled low or connected to a quad SPI D1 pin, the device will start in QSPI master mode and attempt to boot from a local QSPI flash memory.
QSPI_D2	QSPI Data Line 2	
QSPI_D3	QSPI Data Line 3	
QSPI_CLK	QSPI Clock	

Table 12: QSPI signals

The XVF3510 expects each byte to be transferred with the least-significant nibble first. Programmers that write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

XMOS recommends developers use the Adesto AT25SF161 QSPI part. Contact XMOS for details of other supported devices.

Section 2 shows a typical XVF3510 with QSPI configuration.

4.5.1. DEVICE FIRMWARE UPGRADE

Device Firmware Upgrade (DFU) is supported for devices that have QSPI flash connected and loaded with a firmware image. Sample host code provided as source with the VocalFusion Dev Kit allows DFU to work from the command line or be integrated into a customer's application. If the DFU process fails, the boot process safely falls back to the factory image allowing the user to re-attempt the upgrade. Images loaded via DFU can also be removed allowing the device to revert to the factory image.

DFU is only supported over the USB control interface for the current XVF3510 release. For I2C based designs, booting the XVF3510 over SPI provides a suitable alternative to DFU.

Contact XMOS for further information on DFU support for alternative QSPI devices.

4.6 SPI

The XVF3510 can be booted from a host applications processor rather than an external flash device, using the slave SPI interface.




Figure 4: XVF3510 SPI pins

If set to boot from SPI slave, the XVF3510 enables the four SPI pins, and expects a boot image to be clocked in with the least significant bit first in each transferred byte.

Table 13: SPI signals

Signal	Description	Comment
SPI_CLK	SPI Clock	
SPI_CS_N	SPI Chip Select	Pull high externally to the device using a 4.7k ohm resistor.
SPI_MOSI	SPI Master Out Slave In	
SPI_MISO	SPI Master In Slave Out	

Contact your XMOS sales representative for further details on how to incorporate this feature on your product.

5. DELAY ESTIMATION

The XVF3510 includes an Automatic Delay Estimator Control (ADEC) which can be used to time-align the reference and microphone signals, allowing the AEC to work effectively. The ADEC applies a time shift to one of the signals based on an automatic estimate between them or a user defined delay, to deliver the a synchronised input to the AEC. A delay of between 0-150ms can be applied to either the reference signal or microphone input, equivalent to 0-2400 samples at 16kHz sample frequency.

The ADEC runs in one of three modes:

- Automatic the ADEC runs immediately the device starts. It constantly monitors the reference signal and microphone input for changes of time-alignment, and automatically adjusting its delay as necessary.
- Manual in this mode, the ADEC waits in a disabled state until the device is manually triggered. The delay is estimated at the trigger point, or a selected fixed delay applied. The delay set will be used until it is changed by:
 - manually applying a different fixed delay;
 - manually triggering a new delay estimate;
 - switching to Automatic mode.
- Estimate on Start-up The ADEC runs immediately the device starts, calculating the delay between the two signals and applies that delay to all subsequent signals. After making the initial delay estimate, the system reverts to manual mode.

13

6. DEVICE OPERATION

6.1 POWER CONNECTIONS

The XVF3510 has the following power supply pins:

- VDD pins for the core logic, including a USB_VDD pin that powers the USB PHY
- VDDIOL and VDDIOR pins for the I/O lines
- PLL_AVDD pins for the Phase Locked Loop (PLL)
- A USB_VDD33 pin for the analogue supply to the USB-PHY

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

VDDIO/OTP_VCC and VDD can ramp up independently. In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other, no more than 50 ms apart. RST_N should be kept low until all power supplies are stable and within tolerances of their final voltage. When RST_N comes up, the processor will attempt to boot within a very short period of time. If booting from external flash, ensure that there is enough time between before RST_N coming up for the external flash to settle. Power sequencing is summarised in Figure 5.




Figure 5: Sequencing of power supplies and RST_N

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7 ohm resistor and 100nF multi-layer ceramic capacitor) is recommended on this pin.

A single ground pin is provided as the central paddle pin beneath the device in the package. It is a recommended that this is connected by a ring of vias to the board ground plane.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100nF 0402 for each supply pin). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10uF should be placed on each of these supplies.

14

6.2 CLOCKS

The XVF3510 must be provided with the clock signals shown in Table 14.

Table 14: VF3510 clock signals

Signal	Description	Comment	Pin	Required
CLK	Master clock (system)	24MHz clock signal	56	USB / I2S
MCLK_IN	Master clock (audio)	24.576MHz clock signal	40	I2S
I2S_BCLK	I2S bit synchronisation clock	3.072MHz clock derived as MCLK/8	5	I2S
I2S_LRCK	I2S sample synchronisation clock	48kHz clock derived as BLCK/64.	3	I2S

6.3 RESET

To reset the XVF3510, pull RST_N low until the power supplies have stabilised to within operating conditions.

6.4 BOOT MODES

On startup and after any reset, the XVF3510 must be booted either using an externally connected QSPI flash memory or by driving a boot image into the device via SPI by a local host processor.

The boot mode is specified using QSPI_D1_BOOTSEL (pin 18). If this pin is tied high via a 4.7k ohm resistor on startup, the XVF3510 will start in SPI Slave boot mode; if the pin is left floating, pulled low or connected to a quad SPI D1 pin, the device will start in QSPI master mode and attempt to boot from a local QSPI flash.

Boot mode	Description	Active pins
QSPI Master	QSPI_D1_BOOTSEL connected to QSPI D1 pin on flash device or QSPI_D1_BOOTSEL pulled low or floating	QSPI_CS_N (12) QSPI_D0 (17) QSPI_D1 (18) QSPI_D2 (19) QSPI_D3 (21) QSPI_CLK (13)
SPI Slave	QSPI_D1 tied high via a 4.7k ohm resistor	SPL_CLK (13) SPL_CS_N (15) SPL_MOSI (16) SPL_MISO (28)

Table	15	Root	mode	nins
Table	10.	DOOL	THOUG	pino

6.5 INTEGRATED USB PHY

The USB_DP and USB_DN lines are the positive and negative data polarities of a high speed USB signal respectively. Their high-speed differential nature implies that they must be coupled and properly isolated. The board design must ensure that the board traces for USB_DP and USB_DN are tightly matched. In addition, according to the USB 2.0 specification, the USB_DP and USB_DN differential impedance must be 90 Ω .

6.5.1. GENERAL ROUTING AND PLACEMENT GUIDELINES

The following guidelines will help to avoid signal quality and EMI problems on high speed USB designs. They relate to a four-layer (Signal, Ground, Power, Signal) PCB.





Figure 6: USB trace separation showing low speed signal, a differential pair and high-speed clock





For best results, most of the routing should be done on the top layer (assuming the USB connector and XVF3510-QF60-C are on the top layer) closest to the ground. Reference planes should be below the transmission lines in order to maintain control of the trace impedance.

We recommend that the high-speed clock and high-speed USB differential pairs are routed first before any other routing. When routing high speed USB signals, the following guidelines should be followed:

- High speed differential pairs should be routed together.
- High-speed USB signal pair traces should be trace-length matched. Maximum trace-length mismatch should be no greater than 4mm.

XMOS

- Ensure that high speed signals (clocks, USB differential pairs) are routed as far away from off-board connectors as possible.
- High-speed clock and periodic signal traces that run parallel should be at least 1.27mm away from USB_DP/ USB_DN (see Figure 6).
- Low-speed and non-periodic signal traces that run parallel should be at least 0.5mm away from USB_DP/ USB_DN (see Figure 6).
- Route high speed USB signals on the top of the PCB wherever possible.
- Route high speed USB traces over continuous power planes, with no breaks. If a trade-off must be made, changing signal layers is preferable to crossing plane splits.
- Follow the 20 x h rule; keep traces 20 x h (the height above the ground plane) away from the edge of the power plane.
- Use a minimum of vias in high speed USB traces.
- Avoid corners in the trace. Where necessary, rather than turning through a 90 degree angle, use two 45 degree turns or an arc.
- DO NOT route USB traces near clock sources, clocked circuits or magnetic devices.
- Avoid stubs on high speed USB signals.

7. JTAG AND XMOS SYSTEM DEBUG

7.1 JTAG MODULE

The JTAG module can be used for boundary scan testing, contact XMOS for details..

The JTAG chain structure is illustrated in Figure 8.




Figure 8: JTAG TAPs

It comprises a single 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that is reserved for XMOS internal use. The JTAG module can be reset by holding TMS high for five clock cycles.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified below:

Bit	:31												D	evice	e Ide	entific	catio	n Re	egist	er										BitO			
Ve	rsior	n					Part Number Manufacturer Identity								,																		
0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	1	0	0	0	1	1	0	0	1	1	
		0				(0 0 0 5 6 3								(3																	

Figure 9: JTAG IDCODE

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified below:

Bi	it 31	1												l	Jser	code	e Re	giste	er										Bit 0			
	Unused									Silicon Revision																						
0	(С	0	0	0								0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
							(2	с			3			()			()		0										

Figure 10: JTAG USERCODE

7.2 XMOS SYSTEM DEBUG

If you intend to design a board that uses the XTAG debugger to load the image, the board will need an XSYS header. The XTAG debug adapter has a 20-pin 0.1" female IDC header. We advise to use a a male IDC boxed header to guard against incorrect plug-ins. If you use a 90 degree angled header, make sure that pins 2, 4, 6, ..., 20 are along the edge of the PCB.





Figure 11: XTAG header

The XMOS Link pins (XL_UP0, XL_UP1, XL_DN0, XL_DN1) provide support for advanced XVF3510 debugging applications, contact XMOS for further details.

8. PACKAGE INFORMATION

The XVF3510 uses a 60 pin Quad Flat No-leads package (QFN) on a 0.4mm pin-pitch with an exposed ground paddle/ heat slug. The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you refer to the IPC specification for development of land patterns. This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints.



	PAC	KAGE 1	ΥPE					
JEDEC OUTLINE		N/A						
PKG CODE	VQFN(Y760)							
SYMBOLS	MIN.	NOM.	MAX.					
A	0.80	0.85	0.90					
A1	0.00	0.05						
A3	0.	EF.						
D	6.90	7.00	7.10					
E	6.90	7.00	7.10					
е	0.40 BSC							
K	0.20 — —							


PAD SIZE	228X22* MIL							
JEDEC CODE	N/A							
LEAD FINISH	Pure	PF						
	V		Х					
SYMBOLS	MIN.	NC	DM.	MAX.				
b	0.15	0.	20	0.25				
D2	5.50	5.	60	5.70				
E2	5.50	5.	60	5.70				
L1	0.33	0.	38	0.43				
L	0.35	0.4	40	0.45				

NOTES :

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION & SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- 3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Figure 12: XVF3510-QF60-C packaging

8.1 PART MARKING





8.2 PART ORDERING

Table	16:	Ordering	codes
-------	-----	----------	-------

Product Code	Marking	Qualification
XVF3510-QF60-C	VSM06C	Commercial

9. ELECTRICAL CHARACTERISTICS

9.1 ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Symbol	Parameter	MIN	MAX	UNITS	Notes
VDD	Core supply voltage	-0.2	1.1	V	
PLL_VDD	PLL analog supply	-0.2	1.1	V	
VDDIO	I/O supply voltage	-0.3	3.75	\vee	
OTP_VCC	OTP supply voltage	-0.3	3.75	\vee	
Tj	Junction temperature		125	°C	
Tstg	Storage temperature	-65	150	°C	
V(Vin)	Voltage applied to any I/O pin	-0.3	3.75	V	
I(XxDxx)	GPIO current	-30	30	mA	
I(VDDIOL)	Current for VDDIOL per signal pin		490	mA	А, В, С
I(VDDIOR)	Current for VDDIOR per signal pin		490	mA	А, В, С
USB_VDD	USB tile DC supply voltage	-0.2	1.1	V	
USB_VDD33	USB tile analog supply voltage	-0.3	3.75	V	
USB_VBUS	USB VBUS voltage	-0.3	5.75	V	
USB_DP	USB DP voltage	-0.3	5.5	V	
USB_DM	USB DM voltage	-0.3	5.5	V	

Table	17:	Absolute	maximum	ratinas
10.010		1 100010100	11100 (11110111	1000

A: Exceeding these current limits will result in premature aging and reduced lifetime.

B: This current consumption must be evenly distributed over all VDDIO pins.

C: All main power (VDD, VDDIO) and ground (VSS) pins must always be connected to the external power supply, in the permitted range.

9.2 OPERATING CONDITIONS

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	\vee	
VDDIOL	I/O supply voltage	3.135	3.30	3.465	V	
VDDIOR	I/O supply voltage	3.135	3.30	3.465	V	
USB_VDD	USB tile DC supply voltage	0.95	1.00	1.05	V	
USB_VDD33	USB peripheral supply	3.135	3.30	3.465	V	
PLL_AVD	PLL analog supply	0.95	1.00	1.05	V	
Та	Ambient operating temperature (Commercial)	0		70	°C	

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
Tj	Junction temperature			125	°C	
Ті	Thermal impedance					

9.3 DC CHARACTERISTICS

Table 19: DC charactersistics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	А
V(IL)	Input low voltage	-0.30		0.70	V	А
V(OH)	Output high voltage	2.20			V	В
V(OL)	Output low voltage			0.40	V	В
I(PU)	Internal pull-up current (Vin=OV)	-100			μA	С
I(PD)	Internal pull-down current (Vin=3.3V)			100	μΑ	С
I(LC)	Input leakage current	-10		10	μA	

A All pins except power supply pins.

B Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.

C Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K resistor is recommended to overome the internal pull current.




Figure 14: Typical internal pull-down and pull-up currents

9.4 ESD STRESS VOLTAGE

Table 20: ESD stress voltage

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
HBM	Human body model	2.00		2.00	KV	
CDM	Charged device model	-500		500	V	

9.5 RESET TIMING

Table 21: Reset timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			μs	
T(INIT)	Initialisation time			150	μs	A

A Shows the time taken to start booting after RST_N has gone high

9.6 POWER CONSUMPTION

Table 22: Power consumption

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		20		mA	А, В, С
PD	Active power dissipation - I2S		400		mW	А
	Active power dissipation - USB		500		mW	А
IDD	Active VDD current		420	550	mA	A, D
I(ADDPLL)	PLL_AVDD current		5	7	mA	E
I(VDD33)	VDD33 current		53.4		mA	F
I(USB_VDD)	USB_VDD current		16.6		mA	G

A Use for budgetary purposes only.

B Assumes no active clock inputs.

C Includes PLL current.

D Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage.

E PLL_AVDD = 1.0 V

F HS mode transmitting while driving all 0's data (constant JKJK on DP/DM). Loading of 10 pF. Transfers do not include any interpacket delay.

G HS receive mode; no traffic.

9.7 CLOCK

Table 23: Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency		24		MHz	
SR	Slew rate	0.10			V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	А

A Percentage of CLK period.

9.8 JTAG TIMING

Table 24: JTAG timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f(TCK_D)	TCK frequency (debug)			18	MHz	
f(TCK_B)	TCK frequency (boundary scan)			10	MHz	
T(SETUP)	TDO to TCK setup time	5			ns	А
T(HOLD)	TDO to TCK hold time	5			ns	А
T(DELAY)	TCK to output delay			15	ns	В

A Timing applies to TMS and TDI inputs.

B Timing applies to TDO output from negative edge of TCK.

XMOS

10.XVF3510 CHECKLISTS

This section contains checklists for schematics and PCB designers using the XVF3510. Each section contains items to check for a design.

10.1 SCHEMATICS DESIGN CHECK LIST

10.1.1. POWER SUPPLIES

The VDD (core) supply ramps monotonically (rises constantly) from OV to its final value (0.95V -	1.05V) within
10ms (Section 6.1).	

The VDD (core) supply is capable of supplying 1400mA (Section 6.1).

PLL_AVDD is filtered with a low pass filter, for example an RC filter, (Section 6.1)

10.1.2. POWER SUPPLY DECOUPLING

The design has multiple decoupling capacitors per supply, for example less than 12 402 or 0603 size surface mount capacitors of 100nF in value, per supply (Section 6.1).

A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 6.1).

10.1.3. POWER ON RESET

The RST_N pins are asserted (low) until all supplies are good. There is enough time between VDDIO power good and RST_N to allow any boot flash to settle (Section 6.1).

10.1.4. CLOCKS

The CLK input pin is supplied with a clock with monotonic rising edges and low jitter.

A 24MHz reference clock must be connected to the CLK pin for all implementations.

MCLK_INOUT is connected to MCLK_IN via a PCB trace outside the device

All clock signals (CLK, MIC_CLK, QSPI_CLK, SPI_CLK, MCLK_IN, MCLK_INOUT, BCLK, LRCLK) and other audio signals must be routed well following high speed digital design guidelines, and may need buffering.

10.1.5. BOOT

To boot from QSPI flash, QSPI_CS_N, QSPI_D0 .. QSPI_D3, QSPI_D1_BOOTSEL, QSPI_CLK are connected and QSPI_D1_BOOTSEL is connected to QSPI D1 pin on flash device or pulled low/left floating (Section 6.4).

To boot from the local host processor through SPI, QSPI_D1_BOOTSEL must be pulled high and SPI_CS_N, SPI_MOSI and SPI_MISO must be connected.

10.1.6. MICROPHONES

Both MIC_DATA pins are connected to the PCB (Section 4.4).

XMOS

10.1.7. JTAG AND DEBUGGING

You have decided as to whether you need an XSYS header or not (Section 7)

If you have not included an XSYS header, you have devised a method to program the SPI-flash (Section 7).

10.2 PCB LAYOUT DESIGN CHECK LIST

10.2.1. GROUND PLANE

Multiple vias (eg, 16) have been used to connect the ground paddle to the PCB ground plane. These minimize impedance and conduct heat away from the device. (Section 6.1)

Other than ground vias, there are no (or only a few) vias underneath or closely around the device. This creates a good, solid, ground plane.

10.2.2. POWER SUPPLY DECOUPLING

The decoupling capacitors are all placed close to a supply pin (Section 6.1).

The decoupling capacitors are spaced around the device (Section 6.1).

The ground side of each decoupling capacitor has a direct path back to the center ground of the device.

10.2.3. PLL_AVDD

The PLL_AVDD filter (especially the capacitor) is placed close to the PLL_AVDD pin (Section 6.1).

2019-10-22

11.FURTHER INFORMATION

Title	Download
VocalFusion dev kit user guide	http://www.xmos.com/file/vocalfusion-dev-kit-user-guide
VocalFusion dev kit for Amazon AVS user guide	http://www.xmos.com/file/vocalfusion-dev-kit-for-amazon-avs- user-guide
XMOS Tools User Guide	http://www.xmos.com/file/tools-user-guide
XVF3510 control guide	http://www.xmos.com/file/xvf3510-qf60-control-guide
Adesto AT25SF161 QSPI datasheet	https://www.adestotech.com/wp-content/uploads/DS- AT25SF161_046.pdf

12. REVISION HISTORY

Date	Comment
2019-10-14	First release
2019-10-22	Updated MIC_DATA description. See Section 3.1

Copyright © 2019, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shll have no liability in relation to any such claims.

29